

**TRANSMITTAL LETTER TO THE UNITED STATES  
DESIGNATED/ELECTED OFFICE (DO/EO/US)  
CONCERNING A FILING UNDER 35 U.S.C. 371**

Date Mailed 20 November 2000

U.S. APPLICATION NO. (If known, see 37 CFR 1.5)

**09/701065**

INTERNATIONAL APPLICATION NO.

PCT/IB99/00835

INTERNATIONAL FILING DATE

10 May 1999

PRIORITY DATE CLAIMED

22 May 1998

TITLE OF INVENTION

**METHODS FOR FORMING SELF-PLANARIZED DIELECTRIC LAYER FOR SHALLOW TRENCH  
ISOLATION**

APPLICANT(S) FOR DO/EO/US

**APPLIED MATERIALS, INC.**

Applicant herewith submits to the United States Designated/Elected Office (DO/EO/US) the following items and other information:

1. ☒ This is a **FIRST** submission of items concerning a filing under 35 U.S.C. 371.
2. ☐ This is a **SECOND** or **SUBSEQUENT** submission of items concerning a filing under 35 U.S.C. 371.
3. ☒ This express request to begin national examination procedures (35 U.S.C. 371 (f)) at any time rather than delay examination until the expiration of the applicable time limit set in 35 U.S.C. 371 (b) and PCT Articles 22 and 39(I).
4. ☒ A proper Demand for International Preliminary Examination was made by the 19th month from the earliest claimed priority date.
5. ☒ A copy of the International Application as filed (35 U.S.C. 371(c)(2))
  - a. ☒ is transmitted herewith (required only if not transmitted by the International Bureau).
  - b. ☐ has been transmitted by the International Bureau.
  - c. ☐ is not required, as the application was filed in the United States Receiving Office (RO/US).
6. ☐ A translation of the International Application into English (35 U.S.C. 371(c)(2)).
7. ☐ Amendments to the claims of the International Application under PCT Article 19 (35 U.S.C. 371(c)(3))
  - a. ☐ are transmitted herewith (required only if not transmitted by the International Bureau).
  - b. ☐ have been transmitted by the International Bureau.
  - c. ☐ have not been made; however, the time limit for making such amendments has NOT expired.
  - d. ☐ have not been made and will not be made.
8. ☐ A translation of the amendments to the claims under PCT Article 19 (35 U.S.C. 371 (c)(3)).
9. ☒ An oath or declaration of the inventor(s) (35 U.S.C. 371 (c)(4)).
10. ☐ A translation of the annexes of the International Preliminary Examination Report under PCT Article 36 (35 U.S.C. 371 (c)(5)).

**Items 11. to 16. below concern document(s) or information included:**

11. ☐ An Information Disclosure Statement under 37 CFR 1.97 and 1.98.
12. ☐ An assignment document for recording. A separate cover sheet in compliance with 37 CFR 3.28 and 3.31 is included.
13. ☐ A **FIRST** preliminary amendment.  
☐ A **SECOND** or **SUBSEQUENT** preliminary amendment.
14. ☐ A substitute specification.
15. ☐ A change of power of attorney and/or address letter.
16. ☐ Other items or information:

U.S. APPLICATION NO. (If known, see 37 CFR 1.5)

09/701065

INTERNATIONAL APPLICATION NO.

PCT/IB99/00835

ATTORNEY'S DOCKET NUMBER

2013/TCG/PMD/LE

17. The following fees are submitted:

**BASIC NATIONAL FEE (37 CFR 1.492 (A) (1)-(5)):**

Neither international preliminary examination fee (37 CFR 1.482)

nor international search fee (37 CFR 1.445(a)(2)) paid to USPTO

and International Search Report not prepared by the EPO or JPO.....\$1070.00

International preliminary examination fee (37 CFR 1.482) not paid to

USPTO but International Search Report prepared by the EPO or JPO.....\$860.00

International preliminary examination fee (37 CFR 1.482) not paid to USPTO

but international search fee (37 CFR 1.445(a)(2)) paid to USPTO.....\$790.00

International preliminary examination fee (37 CFR 1.482) paid to USPTO

but all claims did not satisfy provisions of PCT Article 33(1)-(4).....\$720.00

International preliminary examination fee (37 CFR 1.482) paid to USPTO

and all claims satisfied provisions of PCT Article 33(1)-(4).....\$98.00

**ENTER APPROPRIATE BASIC FEE AMOUNT =****CALCULATIONS PTO USE ONLY**

\$ 860.00

Surcharge of \$130.00 for furnishing the oath or declaration later than ☐ 20 ☐ 30  
months from the earliest claimed priority date (37 CFR 1.492(e)).

\$

CLAIMS	NUMBER FILED	NUMBER EXTRA	RATE
Total Claims	27 - 20 =	7	x \$18.00
Independent Claims	5 - 3 =	2	x \$80.00
MULTIPLE DEPENDENT CLAIM(S) (if applicable)			+ \$270.00

\$ 154.00

\$ 164.00

\$

**TOTAL OF ABOVE CALCULATIONS =**

\$ 318.00

Reduction of 1/2 for filing by small entity, if applicable. A Small Entity Statement  
must also be filed (Note 37 CFR 1.9, 1.27, 1.28).

\$

**SUBTOTAL =**

\$ 1,178.00

Processing fee of \$130.00 for furnishing the oath or declaration later than ☐ 20 ☐ 30  
months from the earliest claimed priority date (37 CFR 1.492(f)).

\$

**TOTAL NATIONAL FEE =**

\$ 1,178.00

Fee for recording the enclosed assignment (37 CFR 1.21(h)). The assignment must be  
accompanied by an appropriate cover sheet (37 CFR 3.28, 3.31). \$40.00 per property +

\$

**TOTAL FEES ENCLOSED =**

\$ 1,178.00

Amount to be  
refunded:

\$

charged:

\$

a. ☒ A check in the amount of \$ 1,178.00 to cover the above fees is enclosed.b. ☐ Please charge my Deposit Account No. \_\_\_\_\_ in the amount of \$ \_\_\_\_\_ to cover the above fees.  
A duplicate copy of this sheet is enclosed.c. ☒ The Commissioner is hereby authorized to charge any additional fees which may be required, or credit any  
overpayment to Deposit Account No. 02-2666. A duplicate copy of this sheet is enclosed.**NOTE:** Where an appropriate time limit under 37 CFR 1.494 or 1.495 has not been met, a petition to  
revive (37 CFR 1.137 (a) or (b)) must be filed and granted to restore the application to pending status.

SEND ALL CORRESPONDENCE TO:

Michael A. Bernadicou

BLAKELY, SOKOLOFF, TAYLOR &amp; ZAFMAN, LLP

12400 Wilshire Boulevard, 7th Floor

Los Angeles, California 90025

United States of America

408-720-8598

SIGNATURE

Michael A. Bernadicou

NAME

35,934

REGISTRATION NUMBER

534 Rec'd PCT/PTO 20 NOV 2000

1

## 5 METHODS FOR FORMING SELF-PLANARIZED DIELECTRIC LAYER FOR SHALLOW TRENCH ISOLATION .

### BACKGROUND OF THE INVENTION

The present invention relates to the fabrication of integrated circuits. More particularly, the present invention is directed toward a method for providing self-planarized deposition of high quality dielectric layers for shallow trench isolation.

Semiconductor device geometries continue to decrease in size, providing more devices per unit area on a fabricated wafer. These devices are typically initially isolated from each other as they are built into the wafer, and they are subsequently interconnected to create the specific circuit configurations desired. Currently, some devices are fabricated with feature dimensions as small as 0.18  $\mu\text{m}$ . For example, spacing between devices such as conductive lines or traces on a patterned wafer may be separated by 0.18  $\mu\text{m}$  leaving recesses or gaps of a comparable size. A nonconductive layer of dielectric material, such as silicon dioxide ( $\text{SiO}_2$ ), is typically deposited over the features to fill the aforementioned gaps and insulate the features from other features of the integrated circuit in adjacent layers or from adjacent features in the same layer.

Dielectric layers are used in various applications including shallow trench isolation (STI) dielectric for isolating devices and interlayer dielectric (ILD) formed between metal wiring layers or prior to a metallization process. In some cases, STI is used for isolating devices having feature dimensions as small as under about 0.5  $\mu\text{m}$ . Planarization of dielectric layers has become increasingly important as the packing densities of semiconductor devices continue to grow.

The planarization issue is described using an example of a typical process for forming a shallow trench isolation (commonly referred as STI integration) as illustrated in Figs. 1a-1g. In Fig. 1a, a silicon substrate 110 has deposited thereon a pad oxide layer 112 and a nitride layer 114 such as silicon nitride. The nitride layer 114 is typically deposited by low pressure chemical vapor deposition (LPCVD), and serves as an etch stop for chemical mechanical polishing

(CMP). Referring to Fig. 1b, a bottom anti-reflective coating (BARC) 116 is formed above the nitride layer 114 for absorbing light reflected from the substrate 110 during photolithography. Typically an organic spin-on glass (SOG), the BARC 116 is needed typically for light having wavelengths of below about 248 nm, including deep ultraviolet (DUV) and far ultraviolet (FUV) light. A photoresist 118 is formed over the BARC 116 and exposed using a mask (not shown) which defines the location of the trenches. The exposed photoresist is then stripped to leave open areas for forming the trenches. Typically, a plasma etch is performed to etch the open areas through the nitride 114, pad oxide 112, and silicon substrate 110 to form the trenches 120, as shown in Fig. 1c. After the remaining photoresist 118 and BARC 116 are removed, a thermal oxide 122 is typically grown on the nitride/pad oxide and on the surfaces of the trenches 120 (trench bottom 124 and trench wall 126) to repair the plasma damage to the silicon substrate 110, as illustrated in Fig. 1d.

15           A dielectric layer 128 is then deposited over the thermal oxide 122 to fill the trenches 120 and cover the nitride layer 114. This dielectric layer 128 is often referred to as a trench oxide filling layer. Typical dielectric layers are formed from oxide materials such as silicon dioxide or silicate glass. As shown in Fig. 1e, the surface profile of the deposited dielectric layer 128 is stepped and generally  
20           resembles the shape of the trenched substrate 110. The surface profile is more uniform in dense fields with closely space narrow trenches than in open fields with wide trenches. As seen in Fig. 1e, a step height 130 is formed in the dielectric profile between the dense field 134 and the open field 132. Because of the step height 130, it is not practicable to apply CMP directly after the dielectric layer  
25           deposition step to planarize the dielectric layer 128 because otherwise a dishing effect in the open field 132 will result with CMP, as seen in Fig. 1h. Instead, a reverse mask and etch procedure is used to etch the extra oxide to obtain a more planar surface profile as illustrated in Fig. 1f. This procedure typically involves the steps of photoresist deposit, reverse masking, cure, etched photoresist removal,  
30           etchback, and removal of remaining photoresist. A CMP procedure is then applied to the structure of Fig. 1f to globally planarize the surface of the filled substrate 110 as shown in Fig. 1g. The reverse mask and etch procedure necessitated by the step height effect adds significant cost and complexity (for example, due to the added

lithography steps involved) to the planarization procedure.

From the discussion above, it is seen that multiple steps, including additional photolithography steps (which require expensive equipment), are needed to provide STI. However, it is desirable to reduce the number of steps (and related equipment, especially photolithography equipment which requires expensive lenses, light sources, etc.) and to obtain improved results in order to provide a more economic and efficient manufacturing process. For example, one way to obtain improved results is to provide a self-planarized, high quality trench oxide filling layer at a reduced cost.

A number of procedures are known for depositing dielectric layers such as the gap-fill dielectric 128 for the trench oxide filling layer in the example shown in Fig. 1e. One type of process employs  $O_3$  (ozone) and TEOS (tetraethylorthosilicate) for depositing a dielectric film such as silicate glass. Such films deposited are commonly referred to as " $O_3$ /TEOS films".  $O_3$ /TEOS processes have a surface sensitivity which increases as the  $O_3$ /TEOS ratio increases. Due to the surface sensitivity, the dielectric deposition rate varies in accordance with the properties of the material of the underlying layer.

It is known to minimize the surface sensitivity by depositing a surface insensitive barrier layer prior to the  $O_3$ /TEOS film deposition. For instance, one known process involves a plasma-enhanced TEOS (PETEOS) deposition, followed by a surface treatment and then a thin cap TEOS layer. This process undesirably requires additional process steps. Another known method is to lower the surface sensitivity by decreasing the  $O_3$ /TEOS ratio. However, lowering the  $O_3$ /TEOS ratio tends to undesirably result in a more porous dielectric film. This is particularly problematic when the dielectric film is used for isolation purposes. One way to address this concern has been to raise the process temperature to above about  $500^\circ\text{C}$ , but raising the process temperature is often undesirable. Alternatively, an additional anneal process after the deposition of the trench oxide filling layer and sandwiching PETEOS layers has been used to densify the trench oxide filling layer. This method, however, suffers from the need to perform an extra step.

Instead of minimizing the surface sensitivity, some have utilized the deposition rate dependence of  $O_3$ /TEOS films to perform gap fill for a trenched silicon substrate wherein the side walls of the trench are covered with thermal oxide

spacers. Using an atmospheric pressure CVD (APCVD)  $O_3$ /TEOS deposition and an ozone concentration of 5%, it was reported that faster film growth on the bottom silicon than on the side wall spacers precluded void formation to achieve void-free gap fill. Others have investigated the feasibility of forming a planarized intermetal dielectric (IMD) by taking advantage of the surface sensitivity of  $O_3$ /TEOS and similar materials such as  $O_3$ -octamethylcyclotetrasiloxane (OMTC). Researchers have reported difficulties of controlling the different deposition rates to achieve planarity. For instance, significant elevations have been observed at the edges of aluminum metal lines caused by the different deposition rates of the  $O_3$ /TEOS on a TiN ARC layer on top of the aluminum and the aluminum side walls. Some of these same researchers have reported more satisfactory planarization results for depositing  $SiO_2$  layers on an aluminum interconnect built upon a phosphorus glass (PSG) level using  $O_3$ -OMTC.

In light of the above, attempts to obtain planarity by depositing surface sensitive dielectric layers have not always been successful. In addition, the inventors have discovered that these methods may produce dielectric layers that do not have the desired quality.

What is needed are more efficient and economic methods for self-planarized deposition of a high quality trench oxide filling layer for shallow trench isolation integration. Improved methods of effectively utilizing the deposition rate dependence of dielectric materials such as  $O_3$ /TEOS films are also desired.

### SUMMARY OF THE INVENTION

Specific embodiments of the present invention provide more efficient methods for providing shallow trench isolation integration by forming self-planarized, high quality trench fill layers using surface sensitive dielectric materials. The invention does so by providing a method of depositing the dielectric material on a silicon trench and then growing a thermal oxide at the trench surfaces by an oxidizing anneal after deposition of the trench fill layer. In this way, defects that are formed using previous methods can be virtually eliminated. An optional trench cleaning step can be used prior to deposition to further improve the quality of the trench fill layers and the electrical characteristics of the device.

One embodiment of the invention is directed to a method for forming

a dielectric layer on a silicon substrate which includes a silicon trench formed between upper portions and having a trench bottom and a trench wall. The substrate is disposed in a substrate processing chamber. The method uses a precursor which provides deposition rate dependence of the dielectric layer on  
5 differently constituted surfaces at different levels on the substrate. The differently constituted surfaces at different levels include the trench bottom and a material on the upper portions. The method includes the steps of introducing the precursor, preferably TEOS, into the substrate processing chamber and flowing ozone into the substrate processing chamber to react with the precursor to deposit a dielectric layer  
10 over the substrate. An ozone/precursor ratio between the ozone and the precursor is adjusted to regulate deposition rates of the dielectric layer on the differently constituted surfaces until the dielectric layer develops a substantially planar dielectric surface.

In accordance with another embodiment, a substrate processing  
15 system comprises a housing defining a process chamber. A substrate holder is located within the process chamber for holding a silicon substrate which includes a silicon trench formed between upper portions and having a trench bottom and a trench wall. The system further includes a gas delivery system for introducing process gases into the process chamber and a controller for controlling the gas  
20 delivery system. A memory is coupled to the controller comprising a computer-readable medium having a computer-readable program embodied therein for directing operation of the controller. The computer-readable program includes a set of instructions to control the gas delivery system to introduce a process gas including ozone and a precursor into the process chamber to form a dielectric layer  
25 on the silicon substrate. The precursor provides deposition rate dependence of the dielectric layer on differently constituted surfaces at different levels comprising the trench bottom and a material on the upper portions of the silicon substrate, and to adjust an ozone/precursor ratio between the ozone and the precursor until the dielectric layer develops a substantially planar dielectric surface.

30 Another embodiment is directed to a method for processing a substrate including a trench having a trench surface and a trench fill material disposed thereon. The substrate is disposed in a substrate processing chamber. The method includes the steps of providing an oxygen-containing gas in the substrate

processing chamber and heating the substrate to substantially simultaneously densify the trench fill material and to form a thermal oxide at the trench surface.

According to another embodiment, a substrate processing system comprises a housing defining a process chamber. A substrate holder is located within the process chamber for holding a substrate including a trench having a trench surface and a trench fill material disposed therein. The system includes a gas delivery system for introducing process gases into the process chamber, a heater for heating the substrate, and a controller for controlling the gas delivery system and the heater. A memory is coupled to the controller comprising a computer-readable medium having a computer-readable program embodied therein for directing operation of the controller. The computer-readable program includes a set of instructions to control the gas delivery system to introduce an oxygen-containing gas into the process chamber and to control the heater to heat the substrate to substantially simultaneously densify the dielectric layer and form a thermal oxide at the trench surface.

According to yet another embodiment, a method for forming a trench isolation structure on a substrate includes the step of applying a CVD anti-reflective coating (CVD ARC) on and contacting the substrate. A photoresist is formed on the CVD anti-reflective coating. A portion of the photoresist is exposed to a light to define a location where a trench is to be formed. The photoresist is removed at the location. The method further includes the step of etching, at the location, through the CVD anti-reflective coating and through a depth of the substrate to form the trench at the location.

For a further understanding of the objects and advantages of the present invention, reference should be made to the ensuing detailed description taken in conjunction with the accompanying drawings.

#### BRIEF DESCRIPTION OF THE DRAWINGS

Figs. 1a-1h are vertical cross-sectional views of a substrate, demonstrating trench formation and trench fill by a dielectric material employing prior art deposition methods;

Figs. 2a and 2b are flow diagrams of alternate embodiments of the method of forming a trench in accordance with the present invention;



Figs. 3a and 3b are vertical cross-sectional views of alternate embodiments of a trenched substrate, demonstrating the use of CVD anti-reflective coatings in accordance with the present invention;

5 Fig. 4 is a flow diagram of an embodiment of the method of forming a self-planarized trench fill layer formed in accordance with the present invention;

Figs. 5a and 5b are vertical cross-sectional views of alternate embodiments of a substrate with a self-planarized trench fill layer in accordance with the present invention;

10 Fig. 6 is a flow diagram of an embodiment of the method of processing a trench fill layer in accordance with the present invention;

Fig. 7 is a vertical cross-sectional view of the substrate of Fig. 5a which has been processed with an oxidizing anneal in accordance with the present invention;

15 Fig. 8 is a vertical, cross-sectional view of one embodiment of a chemical vapor deposition apparatus according to the present invention;

Figs. 9 and 10 are exploded perspective views of parts of the CVD chamber depicted in Fig. 8;

Fig. 11 is a simplified diagram of system monitor and CVD system in a multichamber system, which may include one or more chambers;

20 Fig. 12 shows an illustrative block diagram of the hierarchical control structure of the system control software, computer program, according to a specific embodiment;

Figs. 13a and 13b are SEM (scanning electron micrograph) cross-sectional views of a trench fill layer formed using prior art deposition methods;

25 Figs. 14a and 14b are SEM cross-sectional views of a trench fill layer formed after cleaning an etched trench having thermal oxide on the trench walls;

Figs. 15a and 15b are SEM cross-sectional views of a trench fill layer formed without thermal oxide on the trench surfaces; and

30 Figs. 16a and 16b are SEM cross-sectional views of a trench fill layer formed after cleaning a trench having no thermal oxide on the trench surfaces.

## DETAILED DESCRIPTION OF THE PREFERRED EMBODIMENTS

### I. Self-Planarized Deposition of a Dielectric Layer in Shallow Trench

#### Integration

Specific embodiments of the present invention are illustrated using an STI integration as an example. The benefits of the various embodiments of the invention can be readily seen by comparison with the prior art methods, such as illustrated in Figs. 1a-1h. Specifically, the present invention provides more efficient shallow trench isolation integration by providing self-planarized deposition of a dielectric trench fill layer without sacrificing the quality of the dielectric layer. It is understood that the scope of the invention is not necessarily limited to STI integration.

#### A. Forming a Trench

Figs. 2a and 2b illustrate alternate methods of forming a trench on a substrate which is typically made of silicon. Referring to Fig. 2a, the first step is to apply a CVD anti-reflective coating (CVD ARC) directly on the silicon substrate. Notably, use of CVD ARC eliminates the need for pad oxide and nitride layers typically used for STI integration. Unlike the commonly used organic spin on BARC, CVD ARC is an inorganic material that typically includes, for example, silicon nitride, silicon oxynitride, or silicon carbide. The CVD ARC is deposited by promoting chemical reaction of the process gases in a CVD system. For example, a CVD ARC which includes silicon, and nitrogen and/or oxygen (also known as a dielectric ARC or DARC) is deposited by introducing the following process gases in plasma-enhanced CVD (PECVD): a silicon-containing gas (such as silane or TEOS), and a nitrogen-containing gas and/or an oxygen-containing gas. Nitrous oxide ( $N_2O$ ) may be used for supplying nitrogen and oxygen, but other sources of oxygen and nitrogen can of course be used. An inert gas such as helium or argon is typically used for controlling the deposition rate of the process and the film thickness, and for stabilizing the process. An example of a suitable CVD apparatus is described in U.S. Patent No. 5,558,717 entitled "CVD PROCESSING CHAMBER," issued to Zhao *et al.* The gas ratio can be adjusted to obtain a film composition with the desired optical characteristics (refractive index and absorptive index) of the deposited CVD ARC. A CVD ARC silicon nitride layer differs from

the conventional LPCVD silicon nitride layer in that the film composition of the LPCVD silicon cannot be modified because LPCVD is a thermal process rather than a plasma-enhanced process. Some of the techniques that can be used to deposit CVD ARC are described in U.S. Patent Application No. 08/672,888 entitled

5 "METHOD AND APPARATUS FOR DEPOSITING ANTIREFLECTIVE COATING," having David Cheung, Joe Feng, Judy H. Huang, and Wai-Fan Yau as inventors; U.S. Patent Application No. 08/852,787 entitled "METHOD AND APPARATUS FOR DEPOSITING AN ETCH STOP LAYER," having Judy H. Huang, Wai-Fan Yau, David Cheung, and Chan-Lon Yang as inventors; and "Novel

10 ARC Optimization Methodology for KrF Excimer Laser Lithography at Low K1 Factor" by Tohru Ogawa, Mitsunori Kimura, Yoichi Tomo, and Toshiro Tsumori, published in the SPIE Proceedings (Optical/Laser Microlithography V), Volume 1674, pages 362-375 (1992). The two applications are assigned to Applied Materials, Inc., the assignee of the present invention. These references are hereby

15 incorporated by reference.

In one embodiment, a desired ratio of silane ( $\text{SiH}_4$ ) to  $\text{N}_2\text{O}$  is selected for depositing a DARC. In addition,  $\text{N}_2$  and  $\text{NH}_3$  are introduced to further control the optical and chemical properties of the DARC deposited. The effects of  $\text{N}_2$  and  $\text{NH}_3$  are particularly dominant in process regimes where  $\text{SiH}_4$  and  $\text{N}_2\text{O}$  have

20 minimal or no effect on the DARC properties, e.g., at low temperature. The addition of  $\text{NH}_3$  and  $\text{N}_2$  in the process further changes the composition of the film, allowing more freedom and finer tuning of the refractive index and the absorptive index. Furthermore, the process is compatible with the use of helium, which is more cost-effective than argon. Helium also allows for improved stress control of

25 the DARC layer deposited. This helps prevent the film from becoming too tensile, which can cause it to flake off the substrate after deposition.

The CVD ARC has the ability to absorb light reflected from the substrate during photolithography similar to the BARC (Fig. 1b). In addition, the CVD ARC has a reflective property that allows it to reflect light that is out-of-phase

30 from light reflected from the substrate so that the two cancel each other in what is referred to as a phase shift cancellation.

The CVD ARC also has the important additional ability to serve as an etch stop for CMP, making it possible to eliminate the LPCVD nitride layer (Fig.

1g), as mentioned above. Further, unlike the LPCVD nitride, the CVD ARC can be applied directly on the silicon substrate. The pad oxide layer (Fig. 1a) is no longer needed to cushion the transition of stresses between the silicon substrate and an LPCVD nitride layer. Therefore, the single CVD ARC layer can replace the pad oxide, LPCVD nitride, and BARC, thereby resulting in a simpler structure and a more efficient method of preparing the substrate for STI. The CVD ARC serves both photolithography and CMP purposes, and also is a good barrier to oxygen diffusion.

Referring again to Fig. 2a, a photoresist is formed over the CVD ARC at step 212. The photoresist is exposed to define the trench location where the trench is to be formed (step 214) and the exposed photoresist is then stripped at the trench location (step 216) according to a specific embodiment. An etching step 218 is performed to etch the CVD ARC and silicon substrate to form the trench at the trench location. At step 220, the remaining photoresist is removed. According to some specific embodiments, an optional clean step 222 can be performed to clean the trench and remove contaminants. The clean step 222 can employ, for example, a conventional wet etching procedure using a mixture containing hydrofluoric acid (HF). The resultant structure is illustrated in Fig. 3a, which shows the silicon substrate 224 with a CVD ARC 226 formed thereon having a thickness of about 1000-2000 Å. The formed trench 228 has a trench bottom 230 and a trench wall 232.

Compared with the conventional approach illustrated in Figs. 1a-1d, the method of Fig. 2a can eliminate the process of growing a thermal oxide over the surfaces of the trench, which is conventionally used to repair the plasma damage to the silicon substrate during trench formation. The inventors have found that depositing the surface sensitive dielectric material such as  $O_3$ /TEOS directly over a silicon trench significantly improves the quality of the trench fill layer to be formed over prior approaches and that the clean step 222 can further improve film quality, as discussed in more detail below. In addition, the inventors have discovered that an oxidizing anneal process can be used after formation of the trench fill layer to grow a thermal oxide at the trench bottom and trench wall as discussed below.

The CVD ARC may be used in specific embodiments of the invention. According to some specific embodiments, subsequent process steps

described below may be used whether the CVD ARC or the prior BARC/nitride/oxide combination is used. Therefore, after the formation of the trench, the term "etch stop" layer will be used instead and is understood to represent an LPCVD nitride layer (with a pad oxide interface) or CVD ARC.

5 In the alternate embodiment shown in Fig. 2b, steps 250-260 are the same as steps 210-220 of Fig. 2a and are carried out to etch the trench using the photoresist. After the photoresist is removed (step 260), however, two additional process steps are performed. In step 262, a thermal oxide is grown on the trench bottom and trench wall similar to that shown in Fig. 1d. The thermal oxide at the  
10 trench bottom is etched away, for example, using a conventional plasma etch procedure (step 264). The resultant structure is illustrated in Fig. 3b, which shows a silicon substrate 270 with an etch stop layer 272 (CVD ARC or LPCVD nitride) formed thereon and a trench 274 with a trench bottom 276 and a trench wall 278. After removal of the thermal oxide at the trench bottom 276, the remaining thermal  
15 oxide 280 is shown at the trench wall 278. Thereafter, a clean step 266 is advantageously performed using a conventional wet etching process with an HF mixture or the like to remove contaminants. As discussed below, the inventors have discovered that this clean step 266 improves the quality of the trench fill layer that will be deposited.

#### 20 B. Depositing a Trench Fill Layer

Referring to Fig. 4, after the trenched substrate (224 in Fig. 3a or 270 in Fig. 3b) is prepared, it is placed in a process chamber (such as the chamber 15 of Fig. 8) in step 290. Typically an inert gas is flowed into the chamber in step  
25 292 to stabilize the pressure in the chamber before reactive process gases are introduced. Next, a precursor having a surface sensitivity and growth rate dependence on differently constituted surfaces is introduced into the chamber (step 294). An example of a suitable precursor is TEOS. Because TEOS is a liquid precursor, a suitable apparatus directs the bubbling of a delivery gas, such as  
30 helium, through the TEOS in a bubbler assembly or introducing a carrier gas, such as helium or nitrogen, to a liquid injection system to vaporize the TEOS and form a process gas having the desired flow rates. An ozone gas is flowed into the chamber (step 296) to react with the TEOS to deposit an  $O_3$ /TEOS trench fill layer over the

substrate. The deposition rate of the  $O_3$ /TEOS layer is faster on the lower trench bottom (which is silicon) than on the higher surfaces of the upper portions of the substrate that include the etch stop layer (which is LPCVD nitride or CVD ARC). The relative deposition rates of the  $O_3$ /TEOS layer on the lower and higher surfaces are regulated in step 298 by adjusting the  $O_3$ /TEOS ratio until the  $O_3$ /TEOS layer develops a substantially self-planarized dielectric surface.

The  $O_3$ /TEOS ratio can be adjusted by adjusting the flow rates of the  $O_3$  and/or TEOS. For instance, a predetermined  $O_3$ /TEOS ratio can be selected and the relative flow rates are adjusted to achieve that ratio in step 298. It is advantageous to maximize the  $O_3$ /TEOS ratio to accelerate the deposition from the trench bottom to achieve planarity.  $O_3$ /TEOS ratios of desirably higher than about 10:1, and more desirably about 10:1 to 20:1, can be used.

The deposition of the trench fill layer can take place at a relatively low temperature of under about 500°C. This advantageously avoids the undesirable aluminum fluoride formation which may occur when deposition occurs at high temperatures above about 500°C (e.g., when necessary to densify the dielectric film for low  $O_3$ /TEOS ratios) in processing chambers that include aluminum materials and the longer cleaning time required to remove the aluminum fluoride. Other process parameters such as pressure and flow rates can be adjusted to optimize the deposition process for a selected  $O_3$ /TEOS ratio. A pressure ranging from about 200 to 700 Torr is preferable for use with  $O_3$ /TEOS ratios of 10:1 to 20:1.

Figs. 5a and 5b illustrate the self-planarized trench fill dielectric layers 300, 302 respectively deposited over the substrates 224, 270 of Figs. 3a and 3b prepared respectively using the methods of 8a and 8b. As discussed in more detail below, the present methods not only provide self-planarized deposition of the trench fill layers, but also ensure that these layers are of high quality.

### C. Processing the Trench Fill Layer

Referring to Fig. 6, steps 310 and 312 represent an oxidizing anneal process that can be used to grow a thermal oxide at the trench surfaces after the trenches have been filled with the deposited trench fill layer. While the process has general applicability beyond the STI integration described herein, it has particular advantages in this example because the prior thermal oxide growth (Fig. 1d) has

been eliminated to ensure formation of a high quality trench fill layer (e.g.,  $O_3$ /TEOS) and global planarization in the method of Fig. 2a. This subsequent oxidizing anneal not only causes a thermal oxide to grow at the trench surfaces, but it substantially simultaneously densifies the trench fill layer, further improving its quality. A dense layer is advantageous, particularly for isolation purposes. The oxidizing anneal is performed by subjecting the substrate to an oxygen-containing gas in step 310 (such as molecular oxygen, steam, and any precursor with oxygen); and heating the substrate to a suitable temperature (e.g., above about 800°C) in step 312. As the substrate 224 of Fig. 5a undergoes the oxidizing anneal, a thermal oxide 308 is grown along the surfaces of the trench 228 as illustrated in Fig. 7. The oxidizing anneal is desirably made after CMP to improve the CMP process, because the surface sensitive deposition is more porous on active areas (LPCVD nitride or CVD ARC) than on the trenches (silicon) as deposited. This difference in film density can be beneficial for the CMP process since the CMP rate will be higher over the active area than over the trenches.

The final step 314 is to selectively remove and planarize the trench fill material, typically by CMP. This step removes the trench fill material over the etch-stop layer which can be LPCVD nitride or CVD ARC. Because the dielectric profile is substantially planar, no reverse mask and etch procedure is necessary and the CMP step can be completed more quickly than the case where the dielectric profile is stepped, such as that shown in Fig. 1f. This further decreases process time and increases throughput.

## II. An Exemplary CVD System

One suitable CVD apparatus in which the method of the present invention can be carried out is shown in Fig. 8, which are vertical, cross-sectional views of a CVD system 10, having a vacuum or processing chamber 15 that includes a chamber wall 15a and chamber lid assembly 15b. Chamber wall 15a and chamber lid assembly 15b are shown in exploded, perspective views in Figs. 9 and 10.

CVD system 10 contains a gas distribution manifold 11 for dispersing process gases to a substrate (not shown) that rests on a heated pedestal 12 centered within the process chamber. During processing, the substrate (e.g. a semiconductor

wafer) is positioned on a flat (or slightly convex) surface 12a of pedestal 12. The pedestal can be moved controllably between a lower loading/off-loading position (not shown) and an upper processing position (shown in Fig. 8), which is closely adjacent to manifold 11. A centerboard (not shown) includes sensors for providing information on the position of the wafers.

Deposition and carrier gases are introduced into chamber 15 through perforated holes 13b (Fig. 10) of a conventional flat, circular gas distribution or faceplate 13a. More specifically, deposition process gases flow into the chamber through the inlet manifold 11 (indicated by arrow 40 in Fig. 8), through a conventional perforated blocker plate 42 and then through holes 13b in gas distribution faceplate 13a.

Before reaching the manifold, deposition and carrier gases are input from gas sources 7 through gas supply lines 8 (Fig. 8) into a mixing system 9 where they are combined and then sent to manifold 11. Generally, the supply line for each process gas includes (i) several safety shut-off valves (not shown) that can be used to automatically or manually shut-off the flow of process gas into the chamber, and (ii) mass flow controllers (also not shown) that measure the flow of gas through the supply line. When toxic gases (for example, ozone or halogenated gas) are used in the process, the several safety shut-off valves are positioned on each gas supply line in conventional configurations.

The deposition process performed in CVD system 10 can be either a thermal process or a plasma-enhanced process. In a plasma-enhanced process, an RF power supply 44 applies electrical power between the gas distribution faceplate 13a and the pedestal so as to excite the process gas mixture to form a plasma within the cylindrical region between the faceplate 13a and the pedestal. (This region will be referred to herein as the "reaction region"). Constituents of the plasma react to deposit a desired film on the surface of the semiconductor wafer supported on pedestal 12. RF power supply 44 is a mixed frequency RF power supply that typically supplies power at a high RF frequency (RF1) of 13.56 MHz and at a low RF frequency (RF2) of 360 KHz to enhance the decomposition of reactive species introduced into the vacuum chamber 15. In a thermal process, RF power supply 44 would not be utilized, and the process gas mixture thermally reacts to deposit the desired films on the surface of the semiconductor wafer supported on pedestal 12.



which is resistively heated to provide thermal energy for the reaction.

During a plasma-enhanced deposition process, the plasma heats the entire process chamber 10, including the walls of the chamber body 15a surrounding the exhaust passageway 23 and the shut-off valve 24. When the plasma is not turned on or during a thermal deposition process, a hot liquid is circulated through the walls 15a of the process chamber to maintain the chamber at an elevated temperature. Fluids used to heat the chamber walls 15a include the typical fluid types, i.e., water-based ethylene glycol or oil-based thermal transfer fluids. This heating beneficially reduces or eliminates condensation of undesirable reactant products and improves the elimination of volatile products of the process gases and other contaminants that might contaminate the process if they were to condense on the walls of cool vacuum passages and migrate back into the processing chamber during periods of no gas flow.

The remainder of the gas mixture that is not deposited in a layer, including reaction products, is evacuated from the chamber by a vacuum pump (not shown). Specifically, the gases are exhausted through an annular, slot-shaped orifice 16 surrounding the reaction region and into an annular exhaust plenum 17. The annular slot 16 and the plenum 17 are defined by the gap between the top of the chamber's cylindrical side wall 15a (including the upper dielectric lining 19 on the wall) and the bottom of the circular chamber lid 20. The 360° circular symmetry and uniformity of the slot orifice 16 and the plenum 17 are important to achieving a uniform flow of process gases over the wafer so as to deposit a uniform film on the wafer.

From the exhaust plenum 17, the gases flow underneath a lateral extension portion 21 of the exhaust plenum 17, past a viewing port (not shown), through a downward-extending gas passage 23, past a vacuum shut-off valve 24 (whose body is integrated with the lower chamber wall 15a), and into the exhaust outlet 25 that connects to the external vacuum pump (not shown) through a foreline (also not shown).

The wafer support platter of the pedestal 12 (preferably aluminum, ceramic, or a combination thereof) is resistively-heated using an embedded single-loop embedded heater element configured to make two full turns in the form of parallel concentric circles. An outer portion of the heater element runs adjacent

to a perimeter of the support platter, while an inner portion runs on the path of a concentric circle having a smaller radius. The wiring to the heater element passes through the stem of the pedestal 12.

Typically, any or all of the chamber lining, gas inlet manifold  
5 faceplate, and various other reactor hardware are made out of material such as aluminum, anodized aluminum, or ceramic. An example of such a CVD apparatus is described in U.S. Patent 5,558,717 entitled "CVD Processing Chamber," issued to Zhao *et al.* The 5,558,717 patent is assigned to Applied Materials, Inc., the assignee of the present invention, and is hereby incorporated by reference.

10 A lift mechanism and motor (not shown) raises and lowers the heated pedestal assembly 12 and its wafer lift pins 12b as wafers are transferred into and out of the body of the chamber by a robot blade (not shown) through an insertion/removal opening 26 in the side of the chamber 10. The motor raises and lowers pedestal 12 between a processing position 14 and a lower, wafer-loading  
15 position. The motor, valves or flow controllers connected to the supply lines 8, gas delivery system, throttle valve, RF power supply 44, and chamber and substrate heating systems are all controlled by a system controller 34 (Fig. 8) over control lines 36, of which only some are shown. Controller 34 relies on feedback from  
20 optical sensors to determine the position of movable mechanical assemblies such as the throttle valve and susceptor which are moved by appropriate motors under the control of controller 34.

In a preferred embodiment, the system controller includes a hard disk drive (memory 38), a floppy disk drive and a processor 37. The processor contains a single-board computer (SBC), analog and digital input/output boards, interface  
25 boards and stepper motor controller boards. Various parts of CVD system 10 conform to the Versa Modular European (VME) standard which defines board, card cage, and connector dimensions and types. The VME standard also defines the bus structure as having a 16-bit data bus and a 24-bit address bus.

System controller 34 controls all of the activities of the CVD  
30 machine. The system controller executes system control software, which is a computer program stored in a computer-readable medium such as a memory 38. Preferably, memory 38 is a hard disk drive, but memory 38 may also be other kinds of memory. The computer program includes sets of instructions that dictate

the timing, mixture of gases, chamber pressure, chamber temperature, RF power levels, susceptor position, and other parameters of a particular process. Other computer programs stored on other memory devices including, for example, a floppy disk or other another appropriate drive, may also be used to operate  
5 controller 34.

The interface between a user and controller 34 is via a CRT monitor 50a and light pen 50b, shown in Fig. 11, which is a simplified diagram of the system monitor and CVD system 10 in a substrate processing system, which may include one or more chambers. In the preferred embodiment two monitors 50a are  
10 used, one mounted in the clean room wall for the operators and the other behind the wall for the service technicians. The monitors 50a simultaneously display the same information, but only one light pen 50b is enabled. A light sensor in the tip of light pen 50b detects light emitted by CRT display. To select a particular screen or function, the operator touches a designated area of the display screen and pushes the  
15 button on the pen 50b. The touched area changes its highlighted color, or a new menu or screen is displayed, confirming communication between the light pen and the display screen. Other devices, such as a keyboard, mouse, or other pointing or communication device, may be used instead of or in addition to light pen 50b to allow the user to communicate with controller 34.

The process for depositing the film can be implemented using a computer program product that is executed by controller 34. The computer program code can be written in any conventional computer readable programming language: for example, 68000 assembly language, C, C++, Pascal, Fortran or others. Suitable program code is entered into a single file, or multiple files, using a  
25 conventional text editor, and stored or embodied in a computer usable medium, such as a memory system of the computer. If the entered code text is in a high level language, the code is compiled, and the resultant compiler code is then linked with an object code of precompiled Windows™ library routines. To execute the linked, compiled object code the system user invokes the object code, causing the  
30 computer system to load the code in memory. The CPU then reads and executes the code to perform the tasks identified in the program.

Fig. 12 is an illustrative block diagram of the hierarchical control structure of the system control software, computer program 70, according to a

specific embodiment. Using the light pen interface, a user enters a process set number and process chamber number into a process selector subroutine 73 in response to menus or screens displayed on the CRT monitor. The process sets are predetermined sets of process parameters necessary to carry out specified processes, and are identified by predefined set numbers. The process selector subroutine 73 identifies (i) the desired process chamber and (ii) the desired set of process parameters needed to operate the process chamber for performing the desired process. The process parameters for performing a specific process relate to process conditions such as, for example, process gas composition and flow rates, temperature, pressure, plasma conditions such as RF power levels and the low frequency RF frequency, cooling gas pressure, and chamber wall temperature. These parameters are provided to the user in the form of a recipe, and are entered utilizing the light pen/CRT monitor interface.

The signals for monitoring the process are provided by the analog and digital input boards of the system controller, and the signals for controlling the process are output on the analog and digital output boards of CVD system 10.

A process sequencer subroutine 75 comprises program code for accepting the identified process chamber and set of process parameters from the process selector subroutine 73, and for controlling operation of the various process chambers. Multiple users can enter process set numbers and process chamber numbers, or a user can enter multiple process set numbers and process chamber numbers, so the sequencer subroutine 75 operates to schedule the selected processes in the desired sequence. Preferably, the sequencer subroutine 75 includes a program code to perform the steps of (i) monitoring the operation of the process chambers to determine if the chambers are being used, (ii) determining what processes are being carried out in the chambers being used, and (iii) executing the desired process based on availability of a process chamber and type of process to be carried out. Conventional methods of monitoring the process chambers can be used, such as polling. When scheduling which process is to be executed, sequencer subroutine 75 takes into consideration the present condition of the process chamber being used in comparison with the desired process conditions for a selected process, or the "age" of each particular user entered request, or any other relevant factor a system programmer desires to include for determining scheduling priorities.

Once the sequencer subroutine 75 determines which process chamber and process set combination is going to be executed next, the sequencer subroutine 75 initiates execution of the process set by passing the particular process set parameters to a chamber manager subroutine 77a-c, which controls multiple processing tasks in a process chamber 15 according to the process set determined by the sequencer subroutine 75. For example, the chamber manager subroutine 77a comprises program code for controlling sputtering and CVD process operations in the process chamber 15. The chamber manager subroutine 77 also controls execution of various chamber component subroutines that control operation of the chamber components necessary to carry out the selected process set. Examples of chamber component subroutines are substrate positioning subroutine 80, process gas control subroutine 83, pressure control subroutine 85, heater control subroutine 87, and plasma control subroutine 90. Those having ordinary skill in the art will readily recognize that other chamber control subroutines can be included depending on what processes are to be performed in the process chamber 15. In operation, the chamber manager subroutine 77a selectively schedules or calls the process component subroutines in accordance with the particular process set being executed. The chamber manager subroutine 77a schedules the process component subroutines much like the sequencer subroutine 75 schedules which process chamber 15 and process set are to be executed next. Typically, the chamber manager subroutine 77a includes steps of monitoring the various chamber components, determining which components need to be operated based on the process parameters for the process set to be executed, and causing execution of a chamber component subroutine responsive to the monitoring and determining steps.

Operation of particular chamber component subroutines will now be described with reference to Fig. 12. The substrate positioning subroutine 80 comprises program code for controlling chamber components that are used to load the substrate onto pedestal 12 and, optionally, to lift the substrate to a desired height in the chamber 15 to control the spacing between the substrate and the gas distribution manifold 11. When a substrate is loaded into the process chamber 15, pedestal 12 is lowered to receive the substrate, and thereafter, the susceptor 12 is raised to the desired height in the chamber, to maintain the substrate at a first distance or spacing from the gas distribution manifold during the CVD process. In

operation, the substrate positioning subroutine 80 controls movement of pedestal 12 in response to process set parameters related to the support height that are transferred from the chamber manager subroutine 77a.

The process gas control subroutine 83 has program code for  
5 controlling process gas composition and flow rates. The process gas control subroutine 83 controls the open/close position of the safety shut-off valves, and also ramps up/down the mass flow controllers to obtain the desired gas flow rate. The process gas control subroutine 83 is invoked by the chamber manager subroutine 77a, as are all chamber component subroutines, and receives from the chamber  
10 manager subroutine process parameters related to the desired gas flow rates. Typically, the process gas control subroutine 83 operates by opening the gas supply lines and repeatedly (i) reading the necessary mass flow controllers, (ii) comparing the readings to the desired flow rates received from the chamber manager subroutine 77a, and (iii) adjusting the flow rates of the gas supply lines as  
15 necessary. Furthermore, the process gas control subroutine 83 includes steps for monitoring the gas flow rates for unsafe rates and for activating the safety shut-off valves when an unsafe condition is detected.

In some processes, an inert gas such as helium or argon is flowed into the chamber 15 to stabilize the pressure in the chamber before reactive process  
20 gases are introduced. For these processes, the process gas control subroutine 83 is programmed to include steps for flowing the inert gas into the chamber 15 for an amount of time necessary to stabilize the pressure in the chamber, and then the steps described above would be carried out. Additionally, when a process gas is to be vaporized from a liquid precursor, for example, TEOS, the process gas control  
25 subroutine 83 is written to include steps for bubbling a delivery gas, such as helium, through the liquid precursor in a bubbler assembly or introducing a carrier gas, such as helium or nitrogen, to a liquid injection system. When a bubbler is used for this type of process, the process gas control subroutine 83 regulates the flow of the delivery gas, the pressure in the bubbler, and the bubbler temperature in  
30 order to obtain the desired process gas flow rates. As discussed above, the desired process gas flow rates are transferred to the process gas control subroutine 83 as process parameters. Furthermore, the process gas control subroutine 83 includes steps for obtaining the necessary delivery gas flow rate, bubbler pressure, and

bubbler temperature for the desired process gas flow rate by accessing a stored table containing the necessary values for a given process gas flow rate. Once the necessary values are obtained, the delivery gas flow rate, bubbler pressure and bubbler temperature are monitored, compared to the necessary values and adjusted accordingly.

The pressure control subroutine 85 comprises program code for controlling the pressure in the chamber 15 by regulating the size of the opening of the throttle valve in the exhaust system of the chamber. The size of the opening of the throttle valve is set to control the chamber pressure to the desired level in relation to the total process gas flow, size of the process chamber, and pumping setpoint pressure for the exhaust system. When the pressure control subroutine 85 is invoked, the desired, or target, pressure level is received as a parameter from the chamber manager subroutine 77a. The pressure control subroutine 85 operates to measure the pressure in the chamber 15 by reading one or more conventional pressure manometers connected to the chamber, to compare the measure value(s) to the target pressure, to obtain PID (proportional, integral, and differential) values from a stored pressure table corresponding to the target pressure, and to adjust the throttle valve according to the PID values obtained from the pressure table. Alternatively, the pressure control subroutine 85 can be written to open or close the throttle valve to a particular opening size to regulate the chamber 15 to the desired pressure.

The heater control subroutine 87 comprises program code for controlling the current to a heating unit that is used to heat the substrate 20. The heater control subroutine 87 is also invoked by the chamber manager subroutine 77a and receives a target, or set-point, temperature parameter. The heater control subroutine 87 measures the temperature by measuring voltage output of a thermocouple located in pedestal 12, comparing the measured temperature to the set-point temperature, and increasing or decreasing current applied to the heating unit to obtain the set-point temperature. The temperature is obtained from the measured voltage by looking up the corresponding temperature in a stored conversion table, or by calculating the temperature using a fourth-order polynomial. When an embedded loop is used to heat pedestal 12, the heater control subroutine 87 gradually controls a ramp up/down of current applied to the loop. Additionally,

a built-in fail-safe mode can be included to detect process safety compliance, and can shut down operation of the heating unit if the process chamber 15 is not properly set up.

5 The plasma control subroutine 90 comprises program code for setting the low and high frequency RF power levels applied to the process electrodes in the chamber 15, and for setting the low frequency RF frequency employed. Similar to the previously described chamber component subroutines, the plasma control subroutine 90 is invoked by the chamber manager subroutine 77a.

10 The above reactor description is mainly for illustrative purposes, and other plasma CVD equipment such as electron cyclotron resonance (ECR) plasma CVD devices, induction coupled RF high density plasma CVD devices, or the like may be employed. Additionally, variations of the above-described system, such as variations in pedestal design, heater design, RF power frequencies, location of RF power connections and others are possible. For example, the wafer could be  
15 supported by a susceptor and heated by quartz lamps. The layer and method for forming such a layer of the present invention is not limited to any specific apparatus or to any specific plasma excitation method.

### III. Experiments and Test Results

20 The following experimental examples are used to illustrate the advantages of the present invention in the dielectric film quality when the different methods described above are used for preparing the trenches in the substrate prior to deposition. The examples were undertaken using a CVD chamber, and in particular, a "DxZ" or a "CxZ" chamber (sized for a 200-mm substrate and having  
25 a volume of about 7 liters) fabricated and sold by Applied Materials, Inc., Santa Clara, California. Silicon substrates having an LPCVD silicon nitride etch stop layer and trenches with different widths up to 0.25  $\mu\text{m}$  were used. Deposition was carried out by sub-atmospheric CVD (SACVD). Typical process parameters for the dielectric deposition procedure outlined in Fig. 4 include a pressure of about 200-  
30 700 Torr, a heater temperature of about 300-500°C, an inert gas (He or N<sub>2</sub>) flow rate of about 5,000-10,000 sccm (standard cubic centimeters per minute), an ozone flow rate of about 4,000-8,000 sccm, a TEOS flow rate of about 200-500 mgm (milligrams per minute), and an ozone concentration of about 12-20 wt. % (percent



by weight).

In the examples shown in Figs. 13a-16b, the same process parameters were used: a pressure of about 450 Torr, a heater temperature of about 400°C, a helium flow rate of about 3000 sccm, an ozone flow rate of about 5000 sccm, a  
5 TEOS flow rate of about 320 mgm, and an ozone concentration of about 12.5 wt. %. This provides an O<sub>3</sub>/TEOS ratio of about 13:1. The observed deposition rate is about 3000 Å/min on silicon, about 1000 Å/min on LPCVD silicon nitride, and about 1050 Å/min on thermal oxide. The trench depth is about 0.55 μm and two trench widths are used: 0.25 μm (Figs. 13a-16a) and 1 μm (Figs. 13b-16b).

10 Figs. 13a and 13b show SEM cross-sectional views of an O<sub>3</sub>/TEOS layer 350 formed over a trenched substrate 352 with an LPCVD silicon nitride etch stop layer 354. The trenches are prepared using a prior method of growing a thermal oxide at the trench bottoms and trench walls and then etching away the thermal oxide from the trench bottoms. Although the trench fill layer 350 has a  
15 surface profile that approaches planarity, defects in the form of separations along the trench surfaces, particularly at the trench walls, are observed. Voids indicating undesirable porosity are observed in the trench fill layer 350 near the trench wall for the trench at the open field (Fig. 13a). These defects are believed to be the result of intrinsic stress differences between dielectric film growth on the silicon at  
20 the trench bottom and the thermal oxide at the trench wall. The defects are undesirable, and particularly problematic for isolation purposes.

Figs. 14a and 14b show SEM cross-sectional views of an O<sub>3</sub>/TEOS layer 370 formed over a trenched substrate 372 using a method of preparing trenches that is similar to that shown in Fig. 2b, except that an LPCVD silicon  
25 nitride etch stop layer 374 is used instead of a CVD ARC. According to this method, the trenches are cleaned after etching away the thermal oxide from the trench bottoms (step 266). In this example, a wet etch using a mixture containing about 1% HF is performed for about 10 seconds, although other similar cleaning processes can also be used. As shown in Figs. 14a and 14b, this clean step quite  
30 substantially improves the quality of the dielectric film 370, which has a substantially planar surface. The separations along the trench surfaces are less pronounced and widespread when compared with those of Figs. 13a and 13b. The porosity adjacent the trench surfaces is significantly reduced. Cleaning the trenches

prior to deposition apparently reduces the stress effects. As seen from the improvement to the quality of the trench fill layer 370, the clean step 266 can offer benefits that outweigh the cost of performing the additional step.

Figs. 15a and 15b show SEM cross-sectional views of an O<sub>3</sub>/TEOS layer 380 formed over a trenched substrate 382 using a method of preparing trenches that is similar to that shown in Fig. 2a, except that an LPCVD silicon nitride etch stop layer 384 is used instead of a CVD ARC. This method eliminates the growth of thermal oxide before the deposition of the O<sub>3</sub>/TEOS film, thereby avoiding stress effects. In this example, however, the clean step 222 is not performed. As shown in Figs. 15a and 15b, the quality of the substantially planar trench fill layer 380 is remarkably better than those of the first two examples (Figs. 13a-15b). There is no noticeable separation along the trench surfaces and very few voids are formed, most of which are near or above the LPCVD nitride layer 384 and will subsequently be removed by CMP. The good quality trench fill layer 380 is particularly advantageous for trench isolation purposes. To grow a thermal oxide at the trench surfaces and further densify the trench fill layer 380, the oxidizing anneal procedure described above in connection with Figs. 6 and 7 can be used.

Figs. 16a and 16b show SEM cross-sectional views of a substantially planar O<sub>3</sub>/TEOS layer 390 formed over a trenched substrate 392 using a method of preparing trenches that is similar to that shown in Fig. 2a, except that an LPCVD silicon nitride etch stop layer 394 is used instead of a CVD ARC. This method differs from that used to conduct the deposition shown in Figs. 15a and 15b in that it includes the trench clean step 222 prior to deposition. In this example, the trenches are cleaned by a wet etch using a mixture containing about 1% HF for about 10 seconds. Figs. 16a and 16b shows some improvement in the quality of the trench fill layer 390 over that of Figs. 15a and 15b, specifically in terms of less void formation. Thus, the optional clean step 222 can be used when additional improvement in film quality is desired. An oxidizing anneal can also be used to grow a thermal oxide at the trench surfaces. The trench fill layer 390 of Fig. 16a has superior global planarization with virtually no step height effect as compared with the trench fill layer 128 shown in Fig. 1e, which has the step height 130.

As seen from the above discussion, defects are formed along and adjacent to trench surfaces when the dielectric material is deposited over a trench

having a thermal oxide grown on the trench wall and trench bottom and then etched from the trench bottom. Some embodiments of the present invention reduce the formation of the defects by applying a trench clean step prior to deposition of the dielectric trench fill material. In a preferred embodiment, the conventional thermal oxide growth is eliminated prior to deposition to substantially eliminate the defects. Instead, a thermal oxide is preferably grown on the trench surfaces after deposition using an oxidizing anneal procedure which also densifies the dielectric trench fill layer.

The present method can be used to improve the global planarization without sacrificing the quality of the dielectric film and to reduce cost and increase throughput. The oxidizing anneal makes it possible to grow a thermal oxide at the trench surfaces after filling the trenches with a self-planarized, high quality trench fill layer. The use of CVD ARC for photolithography and CMP purposes to form trenches is more efficient and results in a simpler structure. In addition, alternate embodiments can be devised by, for example, varying the  $O_3$ /TEOS ratio, pressure, or other parameters for dielectric deposition. The scope of the invention should, therefore, be determined not with reference to the above description, but instead should be determined with reference to the appended claims along with their full scope of equivalents.

**WHAT IS CLAIMED IS:**

- 1                   1.     A method for forming a dielectric layer on a silicon substrate  
2     which includes a silicon trench formed between upper portions and having a trench  
3     bottom and a trench wall, said substrate disposed in a substrate processing chamber,  
4     said method using a precursor which provides deposition rate dependence of said  
5     dielectric layer on differently constituted surfaces at different levels on the substrate,  
6     said differently constituted surfaces at different levels comprising said trench bottom  
7     and a material on said upper portions, the method comprising the steps of:  
8                    introducing said precursor, preferably TEOS, into said substrate  
9     processing chamber;  
10                   flowing ozone into said substrate processing chamber to react with  
11     said precursor to deposit a dielectric layer over said substrate; and  
12                   adjusting an ozone/precursor ratio between said ozone and said  
13     precursor to regulate deposition rates of said dielectric layer on said differently  
14     constituted surfaces until said dielectric layer develops a substantially planar  
15     dielectric surface.
- 1                   2.     The method of claim 1 further comprising, prior to said  
2     introducing, flowing, and adjusting steps, the step of cleaning said trench.
- 1                   3.     The method of claim 2 wherein said cleaning step includes  
2     exposing said trench to a wet etchant.
- 1                   4.     The method of claim 1 wherein said material on said upper  
2     portions includes a CVD anti-reflective coating on said silicon substrate.
- 1                   5.     The method of claim 1 wherein said trench is formed by  
2     applying a CVD anti-reflective coating on and contacting said silicon substrate;  
3     forming a photoresist on said CVD anti-reflective coating; exposing a portion of  
4     said photoresist to a light to define a location where said trench is to be formed;  
5     removing said photoresist at said location; and etching, at said location, through  
6     said CVD anti-reflective coating and through a depth of said substrate to form said  
7     trench at said location.

1           6.     The method of claim 1 further comprising the steps of flowing  
2     an oxygen-containing gas into said substrate processing chamber and heating said  
3     substrate to substantially simultaneously densify said dielectric layer and to form a  
4     thermal oxide at said trench bottom and trench wall.

1           7.     The method of claim 1 wherein said adjusting step includes  
2     generating faster deposition rates on lower surfaces than on higher surfaces of said  
3     substrate.

1           8.     The method of claim 1 further comprising the step of  
2     generating a pressure of about 200-700 Torr and a temperature of about 300-500°C  
3     in said substrate processing chamber.

1           9.     The method of claim 1 wherein said adjusting step includes  
2     adjusting said ozone/precursor ratio to about 10:1 to 20:1, preferably about 13:1.

1           10.    The method of claim 9 further comprising the step of  
2     controlling a pressure in said substrate processing chamber based on an  
3     ozone/precursor ratio selected during said adjusting step.

1           11.    A substrate processing system comprising:  
2                a housing defining a process chamber;  
3                a substrate holder, located within said process chamber, for holding a  
4     silicon substrate which includes a silicon trench formed between upper portions and  
5     having a trench bottom and a trench wall;  
6                a gas delivery system for introducing process gases into said process  
7     chamber;  
8                a controller for controlling said gas delivery system; and  
9                a memory coupled to said controller comprising a computer-readable  
10    medium having a computer-readable program embodied therein for directing  
11    operation of said controller, said computer-readable program including a set of  
12    instructions to control said gas delivery system to introduce a process gas including

13 ozone and a precursor into said process chamber to form a dielectric layer on said  
14 silicon substrate, said precursor providing deposition rate dependence of said  
15 dielectric layer on differently constituted surfaces at different levels comprising said  
16 trench bottom and a material on said upper portions of said silicon substrate, and to  
17 adjust an ozone/precursor ratio between said ozone and said precursor until said  
18 dielectric layer develops a substantially planar dielectric surface.

1 12. A method for processing a substrate including a trench having  
2 a trench surface and a trench fill material disposed thereon, said substrate disposed  
3 in a substrate processing chamber, the method comprising the steps of:

4 providing an oxygen-containing gas in said substrate processing  
5 chamber; and

6 heating said substrate to substantially simultaneously densify said  
7 trench fill material and to form a thermal oxide at said trench surface.

1 13. The method of claim 12 wherein said oxygen-containing gas is  
2 selected from the group consisting of molecular oxygen gas and steam.

1 14. The method of claim 12 wherein said heating step includes  
2 increasing a temperature of said substrate to at least about 800°C.

1 15. A substrate processing system comprising:  
2 a housing defining a process chamber;  
3 a substrate holder, located within said process chamber, for holding a  
4 substrate including a trench having a trench surface and a trench fill material  
5 disposed thereon;

6 a gas delivery system for introducing process gases into said process  
7 chamber;

8 a heater for heating said substrate;

9 a controller for controlling said gas delivery system and said heater;

10 and

11 a memory coupled to said controller comprising a computer-readable  
12 medium having a computer-readable program embodied therein for directing

13 operation of said controller, said computer-readable program including a set of  
14 instructions to control said gas delivery system to introduce an oxygen-containing  
15 gas into said process chamber and to control said heater to heat said substrate to  
16 substantially simultaneously densify said dielectric layer and form a thermal oxide at  
17 said trench surface.

1 16. A method for forming a trench isolation structure on a  
2 substrate, the method comprising the steps of:  
3 applying a CVD anti-reflective coating on and contacting said  
4 substrate;  
5 forming a photoresist on said CVD anti-reflective coating;  
6 exposing a portion of said photoresist to a light to define a location  
7 where a trench is to be formed;  
8 removing said photoresist at said location; and  
9 etching, at said location, through said CVD anti-reflective coating and  
10 through a depth of said substrate to form said trench at said location.

1 17. The method of claim 16 wherein said CVD anti-reflective  
2 coating is applied with a thickness of about 1000-2000 Å.

1 18. The method of claim 16 further comprising, following said  
2 etching step, the steps of:  
3 removing a remainder of said photoresist; and  
4 filling said trench on said substrate with a trench fill material,  
5 preferably an oxide.

1 19. The method of claim 18 wherein said oxide comprises an  
2 oxide film produced by reacting a precursor, preferably TEOS, and ozone.

1 20. The method of claim 19 wherein said oxide film has a ratio of  
2 said ozone to said precursor of about 10:1 to 20:1, preferably about 13:1.

1 21. The method of claim 19 further comprising the steps of:

2           subjecting said substrate to an oxygen-containing gas; and  
3           heating said substrate to substantially simultaneously densify said  
4   trench fill material and to form a thermal oxide at an interface between said trench  
5   fill material and a surface of said trench.

1           22.   The method of claim 18 further comprising the steps of:  
2           subjecting said substrate to an oxygen-containing gas; and  
3           heating said substrate to substantially simultaneously densify said  
4   trench fill material and to form a thermal oxide at an interface between said trench  
5   fill material and a surface of said trench.

1           23.   The method of claim 18 wherein said trench filling step  
2   includes depositing a layer of said trench fill material in said trench and said CVD  
3   anti-reflective coating; and selectively removing said trench fill material over said  
4   CVD anti-reflective coating.

1           24.   The method of claim 23 wherein said selective removing step  
2   is a chemical mechanical polishing step and wherein said CVD anti-reflective  
3   coating acts as an etch stop for said chemical mechanical polishing step.

1           25.   The method of claim 16 wherein said CVD anti-reflective  
2   coating is formed by a plasma-enhanced chemical vapor deposition of a dielectric  
3   material.

1           26.   The method of claim 25 wherein said dielectric material is  
2   selected from the group consisting of silicon nitride and silicon oxynitride.

1           27.   The method of claim 16 wherein said CVD anti-reflective  
2   coating comprises silicon carbide.






## INTERNATIONAL APPLICATION PUBLISHED UNDER THE PATENT COOPERATION TREATY (PCT)

<b>(51) International Patent Classification<sup>6</sup> :</b> <b>H01L 21/762</b>	<b>A3</b>	<b>(11) International Publication Number:</b> <b>WO 99/62108</b> <b>(43) International Publication Date:</b> 2 December 1999 (02.12.99)
<b>(21) International Application Number:</b> PCT/IB99/00835 <b>(22) International Filing Date:</b> 10 May 1999 (10.05.99) <b>(30) Priority Data:</b> 98401232.8      22 May 1998 (22.05.98)      EP <b>(71) Applicant (for all designated States except US):</b> APPLIED MATERIALS, INC. [US/US]; 3050 Bowers Avenue, Santa Clara, CA 95054 (US). <b>(72) Inventors; and</b> <b>(75) Inventors/Applicants (for US only):</b> GEIGER, Fabrice [FR/FR]; 29, avenue de la Plaine Fleurie, F-38240 Meylan (FR). GAILLARD, Frédéric [FR/FR]; Rue des Tallifardières, F-38800 Voiron (FR). <b>(74) Agents:</b> BERNADICOU, Michael, A. et al.; Blakely, Sokoloff, Taylor & Zafman LLP, 7th floor, 12400 Wilshire Boulevard, Los Angeles, CA 90025 (US).		<b>(81) Designated States:</b> JP, KR, SG, US. <b>Published</b> <i>With international search report.</i> <b>(88) Date of publication of the international search report:</b> 27 January 2000 (27.01.00)

**(54) Title:** METHODS FOR FORMING SELF-PLANARIZED DIELECTRIC LAYER FOR SHALLOW TRENCH ISOLATION

**(57) Abstract**

A method for depositing a trench oxide filling layer (300) on a trenched substrate (224) utilizes the surface sensitivity of dielectric materials such as O<sub>3</sub>/TEOS. Such materials have different deposition rates on differently constituted surfaces at different levels on the trenched substrate (224) so that the surface profile of the deposited layer (300) is substantially self-planarized. Depositing the dielectric material on a silicon trench (228) produces a high quality filling layer, and cleaning the trench (228) prior to deposition can increase the quality. After deposition, an oxidizing anneal can be performed to grow a thermal oxide (308) at the trench surfaces and densify the dielectric material. A chemical mechanical polish can be used to remove the excess oxide material above an etch stop layer (226) of the substrate (224) which can be formed of LPCVD nitride or CVD anti-reflective coating.



1/14




FIG. 1A.




FIG. 1B.




FIG. 1C.




FIG. 1D.




FIG. 1E.




FIG. 1F.




FIG. 1G.




FIG. 1H.

3/14




FIG. 2A.

4/14




FIG. 2B.




FIG. 3A.




FIG. 3B.




FIG. 4.

6/14




FIG. 5A.




FIG. 5B.




FIG. 6.

7/14




FIG. 7.





9/14





FIG. 9.

10/14



11/14




FIG. 11.

12/14




FIG. 12.




FIG. 13B.




FIG. 14B.




FIG. 13A.




FIG. 14A.




FIG. 15B.




FIG. 16B.




FIG. 15A.




FIG. 16A.

#5



Attorney's Docket No.: 2013/TCG/PMD

PATENT

DECLARATION AND POWER OF ATTORNEY FOR PATENT APPLICATION

As a below named inventor, I hereby declare that:

My residence, post office address and citizenship are as stated below, next to my name.

I believe I am the original, first, and sole inventor (if only one name is listed below) or an original, first, and joint inventor (if plural names are listed below) of the subject matter which is claimed and for which a patent is sought on the invention entitled  
METHODS FOR FORMING SELF-PLANARIZED DIELECTRIC LAYER FOR SHALLOW TRENCH ISOLATION

the specification of which

   is attached hereto.  
  x   was filed on (MM/DD/YYYY) 11/20/2000 as  
United States Application Number 09/701,065  
or PCT International Application Number                       
and was amended on (MM/DD/YYYY)                       
(if applicable)

I hereby state that I have reviewed and understand the contents of the above-identified specification, including the claim(s), as amended by any amendment referred to above.

I acknowledge the duty to disclose all information known to me to be material to patentability as defined in Title 37, Code of Federal Regulations, Section 1.56.

I hereby claim foreign priority benefits under Title 35, United States Code, Section 119(a)-(d), of any foreign application(s) for patent or inventor's certificate listed below and have also identified below any foreign application for patent or inventor's certificate having a filing date before that of the application on which priority is claimed:

Prior Foreign Application(s)			Priority Claimed	
<u>98401232.8</u>	<u>EP</u>	<u>05/22/1998</u>	<u>X</u>	<u>  </u>
Number	Country	(Foreign Filing Date - MM/DD/YYYY)	Yes	No
<u>                    </u>	<u>                    </u>	<u>                    </u>	<u>  </u>	<u>  </u>
Number	Country	(Foreign Filing Date - MM/DD/YYYY)	Yes	No
<u>                    </u>	<u>                    </u>	<u>                    </u>	<u>  </u>	<u>  </u>
Number	Country	(Foreign Filing Date - MM/DD/YYYY)	Yes	No

I hereby claim the benefit under Title 35, United States Code, Section 119(e) of any United States provisional application(s) listed below:

                     Application Number (Filing Date - MM/DD/YYYY)  
                     Application Number (Filing Date - MM/DD/YYYY)



I hereby claim the benefit under Title 35, United States Code, Section 120 of any United States application(s) listed below and, insofar as the subject matter of each of the claims of this application is not disclosed in the prior United States application in the manner provided by the first paragraph of Title 35, United States Code, Section 112, I acknowledge the duty to disclose all information known to me to be material to patentability as defined in Title 37, Code of Federal Regulations, Section 1.56 which became available between the filing date of the prior application and the national or PCT international filing date of this application:

Application Number	(Filing Date – MM/DD/YYYY)	Status -- patented, pending, abandoned
--------------------	----------------------------	---


Application Number	(Filing Date – MM/DD/YYYY)	Status -- patented, pending, abandoned
--------------------	----------------------------	---

I hereby appoint the persons listed on Appendix A hereto (which is incorporated by reference and a part of this document) as my respective patent attorneys and patent agents, with full power of substitution and revocation, to prosecute this application and to transact all business in the Patent and Trademark Office connected herewith.

Send correspondence to Michael Bernadicou, BLAKELY, SOKOLOFF, TAYLOR & ZAFMAN LLP, 12400 Wilshire Boulevard 7th Floor, Los Angeles, California 90025 and direct telephone calls to Michael Bernadicou, (408) 720-8300.  
(Name of Attorney or Agent)

I hereby declare that all statements made herein of my own knowledge are true and that all statements made on information and belief are believed to be true; and further that these statements were made with the knowledge that willful false statements and the like so made are punishable by fine or imprisonment, or both, under Section 1001 of Title 18 of the United States Code and that such willful false statements may jeopardize the validity of the application or any patent issued thereon.

Full Name of Sole/First Inventor Fabrice Geiger

Inventor's Signature  Date 6/02/01

Residence Meylan, France FRX Citizenship France  
(City, State) (Country)

Post Office Address 29, avenue de la Plaine Fleurie  
F-38240, Meylan, France

Full Name of Second/Joint Inventor Frederic Gaillard

Inventor's Signature  Date 6/02/01

Residence Voiron, France FRX Citizenship France  
(City, State) (Country)

Post Office Address Rue des Tallifardieres  
F-38800, Voiron, France

## APPENDIX A

76 William E. Alford, Reg. No. 37,764; Farzad E. Amini, Reg. No. 42,261; William Thomas Babbitt, Reg. No. 39,591; Carol F. Barry, Reg. No. 41,600; Jordan Michael Becker, Reg. No. 39,602; Lisa N. Benado, Reg. No. 39,995; Bradley J. Bereznak, Reg. No. 33,474; Michael A. Bernadicou, Reg. No. 35,934; Roger W. Blakely, Jr., Reg. No. 25,831; R. Alan Burnett, Reg. No. 46,149; Gregory D. Caldwell, Reg. No. 39,926; Andrew C. Chen, Reg. No. 43,544; Thomas M. Coester, Reg. No. 39,637; Donna Jo Coningsby, Reg. No. 41,684; Florin Corie, Reg. No. 46,244; Dennis M. deGuzman, Reg. No. 41,702; Stephen M. De Klerk, Reg. No. 46,503; Michael Anthony DeSanctis, Reg. No. 39,957; Daniel M. De Vos, Reg. No. 37,813; Sanjeet Dutta, Reg. No. 46,145; Matthew C. Fagan, Reg. No. 37,542; Tarek N. Fahmi, Reg. No. 41,402; George Fountain, Reg. No. 37,374; James Y. Go, Reg. No. 40,621; James A. Henry, Reg. No. 41,064; Libby N. Ho, Reg. No. 46,774; Willmore F. Holbrow III, Reg. No. 41,845; Sheryl Sue Holloway, Reg. No. 37,850; George W. Hoover II, Reg. No. 32,992; Eric S. Hyman, Reg. No. 30,139; William W. Kidd, Reg. No. 31,772; Sang Hui Kim, Reg. No. 40,450; Walter T. Kim, Reg. No. 42,731; Eric T. King, Reg. No. 44,188; George Brian Leavell, Reg. No. 45,436; Kurt P. Leyendecker, Reg. No. 42,799; Gordon R. Lindeen III, Reg. No. 33,192; Jan Carol Little, Reg. No. 41,181; Robert G. Litts, Reg. No. 46,876; Joseph Lutz, Reg. No. 43,765; Michael J. Mallie, Reg. No. 36,591; Andre L. Marais, under 37 C.F.R. § 10.9(b); Paul A. Mendonsa, Reg. No. 42,879; Clive D. Menezes, Reg. No. 45,493; Chun M. Ng, Reg. No. 36,878; Thien T. Nguyen, Reg. No. 43,835; Thinh V. Nguyen, Reg. No. 42,034; Dennis A. Nicholls, Reg. No. 42,036; Robert B. O'Rourke, Reg. No. 46,972; Daniel E. Ovanezian, Reg. No. 41,236; Kenneth B. Paley, Reg. No. 38,989; Gregg A. Peacock, Reg. No. 45,001; Marina Portnova, Reg. No. 45,750; William F. Ryann, Reg. No. 44,313; James H. Salter, Reg. No. 35,668; William W. Schaal, Reg. No. 39,018; James C. Scheller, Reg. No. 31,195; Jeffrey Sam Smith, Reg. No. 39,377; Maria McCormack Sobrino, Reg. No. 31,639; Stanley W. Sokoloff, Reg. No. 25,128; Judith A. Szepesi, Reg. No. 39,393; Vincent P. Tassinari, Reg. No. 42,179; Edwin H. Taylor, Reg. No. 25,129; John F. Travis, Reg. No. 43,203; Joseph A. Twarowski, Reg. No. 42,191; Tom Van Zandt, Reg. No. 43,219; Lester J. Vincent, Reg. No. 31,460; Glenn E. Von Tersch, Reg. No. 41,364; John Patrick Ward, Reg. No. 40,216; Mark L. Watson, Reg. No. 46,322; Thomas C. Webster, Reg. No. 46,154; and Norman Zafman, Reg. No. 26,250; my patent attorneys, and Firasat Ali, Reg. No. 45,715; Justin M. Dillon, Reg. No. 42,486; Thomas S. Ferrill, Reg. No. 42,532; and Raul Martinez, Reg. No. 46,904, my patent agents, of BLAKELY, SOKOLOFF, TAYLOR & ZAFMAN LLP, with offices located at 12400 Wilshire Boulevard, 7th Floor, Los Angeles, California 90025, telephone (310) 207-3800, and James R. Thein, Reg. No. 31,710, my patent attorney with full power of substitution and revocation, to prosecute this application and to transact all business in the Patent and Trademark Office connected herewith.

## APPENDIX B

### Title 37, Code of Federal Regulations, Section 1.56 Duty to Disclose Information Material to Patentability

(a) A patent by its very nature is affected with a public interest. The public interest is best served, and the most effective patent examination occurs when, at the time an application is being examined, the Office is aware of and evaluates the teachings of all information material to patentability. Each individual associated with the filing and prosecution of a patent application has a duty of candor and good faith in dealing with the Office, which includes a duty to disclose to the Office all information known to that individual to be material to patentability as defined in this section. The duty to disclose information exists with respect to each pending claim until the claim is cancelled or withdrawn from consideration, or the application becomes abandoned. Information material to the patentability of a claim that is cancelled or withdrawn from consideration need not be submitted if the information is not material to the patentability of any claim remaining under consideration in the application. There is no duty to submit information which is not material to the patentability of any existing claim. The duty to disclose all information known to be material to patentability is deemed to be satisfied if all information known to be material to patentability of any claim issued in a patent was cited by the Office or submitted to the Office in the manner prescribed by §§1.97(b)-(d) and 1.98. However, no patent will be granted on an application in connection with which fraud on the Office was practiced or attempted or the duty of disclosure was violated through bad faith or intentional misconduct. The Office encourages applicants to carefully examine:

- (1) Prior art cited in search reports of a foreign patent office in a counterpart application, and
- (2) The closest information over which individuals associated with the filing or prosecution of a patent application believe any pending claim patentably defines, to make sure that any material information contained therein is disclosed to the Office.

(b) Under this section, information is material to patentability when it is not cumulative to information already of record or being made of record in the application, and

- (1) It establishes, by itself or in combination with other information, a prima facie case of unpatentability of a claim; or
- (2) It refutes, or is inconsistent with, a position the applicant takes in:
  - (i) Opposing an argument of unpatentability relied on by the Office, or
  - (ii) Asserting an argument of patentability.


A prima facie case of unpatentability is established when the information compels a conclusion that a claim is unpatentable under the preponderance of evidence, burden-of-proof standard, giving each term in the claim its broadest reasonable construction consistent with the specification, and before any consideration is given to evidence which may be submitted in an attempt to establish a contrary conclusion of patentability.

(c) Individuals associated with the filing or prosecution of a patent application within the meaning of this section are:

- (1) Each inventor named in the application;
- (2) Each attorney or agent who prepares or prosecutes the application; and
- (3) Every other person who is substantively involved in the preparation or prosecution of the application and who is associated with the inventor, with the assignee or with anyone to whom there is an obligation to assign the application.

(d) Individuals other than the attorney, agent or inventor may comply with this section by disclosing information to the attorney, agent, or inventor.

United States Patent & Trademark Office  
Office of Initial Patent Examination -- Scanning Division



Application deficiencies found during scanning:

☐ Page(s) \_\_\_\_\_ of \_\_\_\_\_ were not present  
for scanning. (Document title)

☐ Page(s) \_\_\_\_\_ of \_\_\_\_\_ were not present  
for scanning. (Document title)

☒ *Scanned copy is best available. figures are Black.*